Knowledge is Power


level-two cache

Average score: 0 (total votes: 186)

  1. cache memory external to, but directly accessed by the CPU. Also L2-cache.
« level-triggered interrupts | printable | add bookmark | library call »


Printed from http://www.thailinux.org/index.pl?function=display&id=ID000317